ARM Architecture

Intel® Pathfinder for RISC-V Delivers New Capabilities for Pre-Silicon Growth

SANTA CLARA, C.A. — August 30, 2022 — Intel® Pathfinder for RISC-V* is launching at present to rework the way in which SOC architects and system software program builders outline new merchandise. It permits for a wide range of RISC-V cores and different IP to be instantiated on FPGA and simulator platforms, with the flexibility to run business main working programs and power chains inside a unified IDE. Intel® Pathfinder not solely saves time in assembling and testing totally different IP mixtures in a single surroundings, however it additionally comes with strong software program and business customary toolchains that help seamless scaling for a broad spectrum of shoppers.

“Intel Pathfinder for RISC-V represents our ongoing dedication to speed up the adoption of RISC-V and catalyze the ecosystem round an open-source and standards-based imaginative and prescient,” stated Vijay Krishnan, Normal Supervisor, RISC-V Ventures from Intel.

Intel Pathfinder is initially accessible in two variations, the Starter Version and the Skilled Version. The Starter Version is meant for the hobbyist, academia and analysis neighborhood and is out there as a free obtain. The Skilled Version comes with broad ecosystem help, and targets organizations concerned in business RISC-V primarily based silicon and software program. This version will likely be made accessible primarily based on buyer wants and underlying product capabilities.

“The Incubation & Disruptive Innovation (IDI) Group at Intel has the constitution to establish and develop new enterprise alternatives. The launch of the Intel Pathfinder for RISC-V illustrates our continued dedication to convey these alternatives to life,” stated Sundari Mitra, Chief Incubation Officer, Company Vice President, and Normal Supervisor, IDI.

Intel Pathfinder for RISC-V is made potential by contributions from key ecosystem companions:

Andes Expertise Corp

“Andes is happy to be a part of the Intel® Pathfinder for RISC-V launch,” stated Frankwell Lin, Chairman and CEO of Andes Expertise Corp. “Having efficiently ported Andes’ extremely demanded 512-bit vector processor core NX27V and 64-bit superscalar multicore AX45MP to the Intel® Stratix® 10 GX FPGA board, SoC designers now have the best platform outfitted with high-performance RISC-V compute and management processors for growing and prototyping complicated AI SoCs.”


“Cadence is happy to take part within the Intel® Pathfinder for RISC-V program as an ecosystem accomplice,” stated Sanjive Agarwala, company vp and common supervisor of the IP Group at Cadence. “The Cadence Tensilica Imaginative and prescient DSPs and AI Accelerator IP convey energy-efficient and high-performance embedded imaginative and prescient and on-device AI processing to the platform, permitting RISC-V-based SoC designers and software builders to implement optimum imaginative and prescient and AI options in report time.”

Examine Level Software program Applied sciences

“Historically, cybersecurity has been an afterthought within the design means of IoT units. But with cyberattacks growing in quantity and class on a regular basis, it has by no means been extra necessary for builders to prioritize safety,” stated Miri Ofir, R&D Director, Examine Level Software program Applied sciences. “By enabling Examine Level Quantum IoT Defend Nano Agent® with Intel Pathfinder for RISC-V, clients will profit from embedded state-of-the-art safety at a really early stage of their product lifecycle. Quantum IOT Defend identifies and prevents refined assaults in real-time, together with prime safety in opposition to zero-day vulnerabilities.”

Chips Alliance

“We’re excited to see the Intel® Pathfinder for RISC-V embrace the 64-bit Rocket core from Chips Alliance, stated Rob Mains, Normal Supervisor, Chips Alliance. “Our partnership with Intel is targeted on accelerating the adoption of RISC-V.


Ron Black, CEO of Codasip, commented, “RISC-V along with Codasip processor IP supplies a versatile platform for innovation. We’re delighted to hitch the Intel® Pathfinder for RISC-V program as one of many key ecosystem companions, enabling our clients to make the most of a robust Intel FPGA platform for his or her improvement wants.”

Codeplay Software program

“Intel® Pathfinder for RISC-V is nice information for the know-how neighborhood and demonstrates Intel’s dedication to open requirements for each software program and {hardware},” says Andrew Richards, CEO of Codeplay Software program. “Codeplay has been on the forefront of open standards-based software program and this answer with Intel embraces a software-first improvement strategy for purchasers to design processors to execute effectively on actual software software program.”

Crypto Quantique

“We’re excited to be a strategic safety providing for the launch of Intel® Pathfinder for RISC-V,” stated Shahram Mossayebi, CEO and Founder, Crypto Quantique. “Our focus is silicon to cloud safety, and our price is in lowering provide chain safety dangers and complexities, whereas additionally reducing the price of implementing safe silicon designs. Working with Intel® Pathfinder, we see an enormous potential to speed up the democratization of safety and compute.

Fraunhofer IMS

“The AIRISC household of cores from Fraunhofer IMS in Duisburg targets embedded AI purposes in key segments like medical wearables, situation monitoring sensors and LIDAR picture processing, says Alexander Stanitzki, Enterprise Unit Head, Fraunhofer IMS. AIRISC supplies security help as much as ASIL-D and has been built-in with standard AI frameworks. We’re proud to help Intel® Pathfinder for RISC-V with a FPGA- and silicon-proven design.”

Imperas Software program Ltd.

“The Intel® Pathfinder for RISC-V Skilled Version allows SOC architects and system software program builders to discover the total potential of the brand new design freedoms provided by RISC-V,” stated Simon Davidmann, CEO at Imperas Software program Ltd. “The Imperas fastened platform package as a part of Intel® Pathfinder features a reference mannequin for RISC-V configured to offer the simulation surroundings that helps naked metallic or purposes with working programs (Linux or RTOS) as a place to begin for innovation with subsequent technology area particular units.”

IOTech Methods

“We’re actually excited to have the ability to announce our help for the Intel® Pathfinder for RISC-V platform,” stated Keith Steele, CEO, IOTech Methods. “The pliability and selection the product brings to the RISC-V neighborhood together with IOTech’s edge software program supplies an important answer that can be utilized as the premise for a brand new technology of embedded industrial purposes.”


“MIPS is thrilled to be a part of the Intel® Pathfinder for RISC-V program, offering excessive efficiency cores with help for multi-cluster, multi-core and multi-threading to speed up innovation,“ stated Desi Banatao, MIPS CEO. “MIPS’ eVocore line of RISC-V appropriate cores make use of distinctive options and a excessive stage of scalability that makes them superb for compute-intensive duties throughout a broad vary of purposes, corresponding to automotive, machine studying, wi-fi communication, and knowledge middle and storage. Like Intel, MIPS believes RISC-V will play a robust position in the way forward for computing.”

OpenHW Group

“The OpenHW Group is thrilled to see the launch of the Intel® Pathfinder for RISC-V improvement suite supporting the CVE4 32-bit embedded class core primarily based OpenHW CORE-V MCU, and the CVA6 64bit software class core,” stated Rick O’Connor, OpenHW Group, President & CEO. The Intel® Pathfinder initiative is a major business enabler which simplifies the event of RISC-V primarily based programs leveraging each business and open-source processor cores such because the OpenHW CORE-V household.”

RISC-V Worldwide

“We’re excited to see the launch of Intel Pathfinder for RISC-V, which not solely signifies the speedy adoption of RISC-V as an structure, but additionally the dear position that Intel is enjoying in making it simpler for the ecosystem to profit from the open and modular RISC-V structure,” stated Calista Redmond, CEO RISC-V Worldwide

Siemens EDA

“We’re excited to supply the Intel® Pathfinder for RISC-V design neighborhood with confirmed prototyping options to speed up the verification of RISC-V primarily based SoCs,” stated Jean-Marie Brunet, VP of product administration and product engineering, Scalable Verification Options Division at Siemens EDA. “The Veloce proFPGA/10M prototyping platform is now accessible via the Intel® Pathfinder for RISC-V ecosystem.”


“Intel and SiFive, the founder and chief in RISC-V computing, share a multi-year historical past of collaboration, and we’re happy that Intel chosen the SiFive® PerformanceTM P550 core each as the guts of the Horse Creek improvement platform and to be used with Intel® Pathfinder FPGA-based improvement instruments,” stated Phil Dworsky, SiFive World Head of Strategic Alliances. “Intel® Pathfinder for RISC-V provides software program builders a head begin in preparation for the extremely anticipated Horse Creek boards, that are on monitor for supply this yr. SiFive is happy to work with Intel on this undertaking, to have interaction with mutual clients, and collectively to gasoline innovation within the fast-growing RISC-V ecosystem.”


“We’re thrilled to hitch Intel in offering the RISC-V neighborhood a low-cost, low-friction open-source platform by way of Intel® Pathfinder for RISC-V, to speed up adoption of RISC- V know-how,” stated Krishna Raghavan, Founding father of SoC.One. “SoC.One Cloud will allow cutting-edge cloud platform capabilities for Intel® Pathfinder clients, additional accelerating the adoption of RISC-V. We consider such platforms will play an more and more important position in driving future improvement of extra modern and environment friendly chips.”


“Intel® Pathfinder for RISC-V provides builders one other entry to quick software improvement and prototyping,” stated Simone Ferri, MEMS Sub-Group Normal Supervisor of selling, STMicroelectronics Analog, MEMS and Sensors Group. “ST’s ultra-low-power LSM6DSOX inertial module with machine-learning core (MLC), finite state machine (FSM), and superior digital features accessible in Github-hosted mannequin zoos for the MLC and FSM, gives a robust good start line to builders of battery-operated IoT, gaming, wearable, and personal-electronics purposes.”

Terasic Inc.

Terasic is honored to hitch forces with the Intel® Pathfinder for RISC-V platform to help the expansion of the free and open RISC-V instruction set structure. By combining Terasic’s best-in-class {hardware} design experience with Intel’s compelling FPGA and software program applied sciences, we stay up for accelerating the adoption of RISC-V, and making a paradigm shift within the open-source ecosystem,” stated Sean Peng, Founder and CEO of Terasic Inc.

Register now to begin your journey with Intel® Pathfinder for RISC-V!

About IDI – Incubation and Disruptive Innovation:

With a imaginative and prescient for engineering the extraordinary, the braveness to take dangers, and a ardour for fixing the world’s hardest challenges, the Incubation and Disruptive Innovation is a gaggle devoted to accelerating Go-Massive and Disruptive Methods throughout Intel. In a fast-paced surroundings constructed on agile collaboration, IDI brings daring concepts to life by aggressively testing and growing ideas and applied sciences that can enrich the lives of each particular person on earth.

About Intel:

Intel (Nasdaq: INTC) is an business chief, creating world-changing know-how that permits international progress and enriches lives. Impressed by Moore’s Low, we constantly work to advance the design and manufacturing of semiconductors to assist tackle our clients’ best challenges. By embedding intelligence within the cloud, community, edge and each form of computing gadget, we unleash the potential of knowledge to rework enterprise and society for the higher. To be taught extra about Intel’s improvements, go to and

Leave a Reply

Your email address will not be published. Required fields are marked *

Back to top button